

FPGA Based Instrumentation


Johan Olsson
Saab Account Manager

Klas Andersson
Sr Applications Engineer

Agenda

- What is an FPGA?
- Benefits of an FPGA
- Working With FPGAs
 - LabVIEW
 - VHDL
- Example Applications

FPGA Technology





Benefits of an FPGA

- Maximum performance
- Maximum reliability
- Reconfigurable functionality
- Offload processing
- Cost

When is an FPGA used?

- Fast I/O response times and specialized functionality
- Rapid prototyping and verification without the fabrication process of custom ASIC design
- Implementing custom functionality with the reliability of dedicated deterministic hardware
- Field-upgradable after deployment





NI's Portfolio of FPGA-enabled Instruments



SOM



CompactRIO



Industrial Controller



Multifunction RIO



USRP RIO



Modular Instruments




FlexRIO




RF Instruments

NI's Portfolio of FPGA-enabled Instruments




PXI Multifunction Reconfigurable I/O Module


- Featuring Built-In ADCs, DACs, and DIO




Sensor Simulation



Custom I/O and Protocols



High-Speed Control




High-Speed Model Execution

Programming FPGAs






VHDL



```


1 library ieee;
2 use ieee.std_logic_1164.all;
3 use ieee.numeric_std.all;
4
5 entity signed_adder is
6 port
7 (
8     aclr : in    std_logic;
9     clk  : in    std_logic;
10    a     : in    std_logic_vector;
11    b     : in    std_logic_vector;
12    q     : out   std_logic_vector
13 );
14 end signed_adder;
15
16 architecture signed_adder_arch of signed_adder is
17     signal q_s : signed(a'high+1 downto 0); -- extra bit wide
18
19 begin -- architecture
20     assert(a'length >= b'length)
21     report "Port A must be the longer vector if different sizes!"
22     severity FAILURE;
23     q <= std_logic_vector(q_s);
24
25     adding_proc:
26     process (aclr, clk)
27     begin
28         if (aclr = '1') then
29             q_s <= (others => '0');
30         elsif rising_edge(clk) then
31             q_s <= ('0'&signed(a)) + ('0'&signed(b));
32         end if; -- clk'd
33     end process;
34
35 end signed_adder_arch;
    
```

Mapping LabVIEW to an FPGA



Compilation Process

LabVIEW FPGA Code



Compile VHDL through Xilinx

```
process SynchronizationFF;
-- Then we keep track of what the digital input was on the previous
-- clock cycle by inserting another flip flop
previousDigitalInputFF;
process( areset, clk )
begin
  if areset then
    cPrevDigitalInput <= false;
  elsif rising_edge(Clk) then
    cPrevDigitalInput <= cDigitalInput;
  end if;
end process PreviousDigitalInputFF;
-- Then we have a little combinatorial logic to detect a rising edge
risingEdgeDetected <= cDigitalInput and not cPrevDigitalInput;
-- And finally we have a register that increments when that rising
-- edge is detected.
counterRegister;
end process SynchronizationFF;
```

FPGA Logic Implementation



PXI High-Speed Serial Instrument

Translation
VHDL
Generation






Optimization
Analyze Logic
Reduction

Synthesis
Place and
Route Timing
Verification

**Bit Stream
Generation**
Download &
Run

Implementation Options


- LabVIEW FPGA
 - Custom
 - Existing IP
 - Integrated
- IP Integration Node
 - Xilinx COREGEN
- Component-Level IP (CLIP)
 - Existing VHDL



```
FloatSingleMultWrap - Notepad
File Edit Format View Help


architecture rtl of FloatSingleMultwrap is
    component FloatSingleMult
        port (
            a : IN std_logic_VECTOR(31 downto 0);
            b : IN std_logic_VECTOR(31 downto 0);
            operation_nd : IN std_logic;
            clk : IN std_logic;
            result : OUT std_logic_VECTOR(31 downto 0);
            underflow : OUT std_logic;
            overflow : OUT std_logic;
            invalid_op : OUT std_logic;
            rdy : OUT std_logic;
        );
    end component;
begin
    --hook FloatSingleMult
    --hook_a a CA
    --hook_a b CB
    --hook_a operation_nd cNewData
    --hook_a operation_rfd CRFD
    --hook_a clk Clk
    --hook_a result cResult
    --hook_a underflow cUnderflow
    --hook_a overflow cOverflow
    --hook_a invalid_op cInvalidOp
end;
```

Add a VI Under the FPGA Target




FPGA Palettes

- VIs under the FPGA target inherit the FPGA Function Palette
- Many palettes are similar to LabVIEW for Windows
- FPGA-specific palettes
 - FPGA I/O
 - Data Storage & Transfer
 - Synchronization
 - FPGA Math & Analysis
 - IP Integration



Programming FPGAs with LabVIEW

Focus on your algorithms, not infrastructure



Save time with extensive libraries of FPGA IP



LabVIEW FPGA IP Commonly used with FlexRIO

10 Gigabit Ethernet UDP	Edge detection	Persistence display
3-Phase PLL	Equalization	PFT channelizer
Accumulator	Exponential	PID
All-digital PLL	FFT	Pipeline frequency transform (PFT)
Area measurements	Filtering	Polar to X/Y conversion
Bayer decoding	FIR compiler	Power level trigger
Binary morphology	Fixed-point filter design	Power servoing
Binary object detection	Fractional interpolator	Power spectrum
BRAM delay	Fractional resampler	Programmable filter
BRAM FIFO	Frequency domain measurements	Pulse measurements
BRAM packetizer	Frequency mask trigger	Reciprocal
Butterworth filter	Frequency shift	RFEE
Centroid calculation	Halfband decimator	Rising/falling edge detect
Channel emulation	Handshake	RS-232
Channel power	Hardware test sequencer	Scaled window
CIC compiler	I2C	Shading correction
Color extraction	Image operators	Sin & Cos
Color space conversion	Image transforms	Spectrogram
Complex multiply	Instruction sequencer	SPI
Corner detection	IQ impairment correction	Square root
Counters	Line detection	Streaming controller
D latch	Linear interpolation	Streaming IDL
Delay	Lock-in amplifier filter	Synchronous latch
Digital gain	Log	Trigger IDL
Digital pre-distortion	Matrix multiply	Unit delay
Digital pulse processing filter	Matrix transpose	VITA-49 data packing
Discrete delay	Mean, Var, Std deviation	Waveform generation
Discrete normalized integrator	Memory IDL	Waveform match trigger
Divide	Moving average	Waveform math
Dot product	N channel DDC	X/Y to polar conversion
DPO	Natural log	Xilinx Aurora
DRAM FIFO IDL	Noise generation	Zero crossing
DRAM packetizer	Normalized square	Zero order hold
DSP48 node	Notch filter	Z-Transform delay
DUC/DDC compiler		

How to program these Instruments with VHDL / Verilog


You want to leverage

- Work done by design teams
- Existing IP libraries


You are more comfortable/proficient with traditional digital design tools

Existing tools in LabVIEW

IP Integration Node





CLIP (Compentent Level IP)



Reuse VHDL code in LabVIEW FPGA

IP Integration Node




- Executes VHDL in-line with FPGA VI code
 - Required to be placed in a SCTL
- Added and configured on FPGA VI Block diagram
 - Xilinx Compilation tools needs to be locally installed to configure the node
 - Option to execute IP faster than the SCTL
- Supports Simulation
- Limits
 - No HW access
 - IP Requirement/limitation list in LabVIEW Help



Reuse VHDL code in LabVIEW FPGA


Component-Level IP (CLIP)


- Executes VHDL parallel with LabVIEW FPGA code
- Configured and added on Project Level
 - User defines the entire interface to LV FPGA Block Diagram
 - IP Interface definition in XML file. Wizard creates this when importing IP.
- Two CLIP Types:
 - User-defined CLIP
 - Enables VHDL Code to communicate directly with an FPGA VI
 - Socketed CLIP
 - Enables VHDL Code to communicate directly with an FPGA VI and directly access FPGA clocks and I/O Pins and not available by FPGA VI (Refer to HW documentation)
- FPGA Simulation mode not supported, require third-party simulation.



Using Xilinx Core IP

- Uses IP Integration Node
 - Configured when placed on block diagram
 - Must be placed in a SCTL
- **Programming»Xilinx IP** palette displays IP for selected FPGA Device family
- Xilinx Compilation tools needs to be locally installed
- Some Xilinx Core IP might require additional Xilinx Licenses





C:/Users/SE/Desktop/SAAB TS_CVI_FPGA/Examples/IPNodeFPGA/3rd Part


```

1  Library ieee;
2  use ieee.std_logic_1164.all;
3  use ieee.numeric_std.all;
4
5  entity DemoClipAdder is
6      port (
7          clk      : in std_logic;
8          aReset   : in std_logic;
9          cPortA    : in std_logic_vector(15 downto 0);
10         cPortB    : in std_logic_vector(15 downto 0);
11         cAddOut   : out std_logic_vector(15 downto 0);
12     );
13 end DemoClipAdder;
14
15 architecture rtl of DemoClipAdder is
16 begin
17     process(aReset, clk) begin
18         if(aReset = '1') then
19             cAddOut <= (others => '0');
20         elsif rising edge(clk) then

```

IP Integration Node Example

Example Applications



Channelizer Solution

Up to 1024 Channels

Tune each channel for center frequency, BW, gain, filter selection and On/off status.

Combine narrow and wide channels and have overlapping channels.

“Thanks to the modular platform, if an increased channel count is needed multiple NC-10 can be daisy chained via multiple peer-to-peer streams.”





Multi-Channel Record & Playback

Record live narrow/wideband RF signals

Gapless, Triggered, Timestamped

Scalable to include multiple signals in one system



“Every customer has specific requirements. Using National Instruments hardware and software, we deliver ready-to-run systems with writing speeds greater than 3GB/s to meet our customers’ specifications.”



CUSTOMER EXAMPLE



Creating an Airport Runway Foreign Object Debris Detection System





- Distributed radar system realized using PXIe and DMA FIFO for central signal processing
- Main algorithm of signal processing circuits implemented in less than one month, 90% faster than the conventional programming method

“We successfully developed the prototype of the FOD detection millimeter-wave radar system for airport runways using LabVIEW and FlexRIO.”

Shunichi Futatsumori
Electronic Navigation Research Institute



Wide-Band Spectrum Monitoring System for Defense Applications




- Spectrum monitoring using PXIe 5667 VSA and NI FlexRIO
- Channelization, demodulation, and decoding performed on FlexRIO FPGA using peer-to-peer streaming

“We have developed a system that meets the requirements and with all essential monitoring capabilities in HF, VHF, and UHF bands to serve defense purposes within our scheduled time plan.”

Avinash Reddy
Digilogic Systems Pvt. Ltd.



Characterizing Sound Profiles for a New Airbus Aircraft Using NI PXI



- Over 200 microphones and pressure sensors synchronized within 1 μ s using PXI timing module
- NI FlexRIO allowed introduction of minor phase delays to compensate for lead wires and delta-sigma ADC delays

“We chose a National Instruments system because we had good experiences in the past with NI, and the NI modules had the capabilities we needed.”

Johan de Goedge
National Aerospace Laboratory

Radar Target Simulator



- Integrated NI RF and FlexRIO hardware with LabVIEW to quickly develop a solution with an attractive GUI
- Control of individual parameters is possible using radar equation

“We decreased development time and increased overall cost savings because of NI off-the-shelf technology and a simplified programming approach.”

Vahan Grigoryan
Insol LLC

Q&As