

A decorative pattern of hexagons in various colors (yellow, orange, green, purple, brown) arranged in a honeycomb-like structure, primarily concentrated on the left side of the slide and fading out towards the right.


# NIDays09

WORLDWIDE GRAPHICAL SYSTEM DESIGN  
**CONFERENCE**

# Benefits of FPGA Technology

# Agenda

- What Are FPGAs and Why Are They Useful?
- Programming FPGAs
- Common Applications for FPGAs
- FPGA Hardware
- How to Learn More



LabVIEW  
Real-Time



LabVIEW  
FPGA



LabVIEW  
Touch  
Panel



LabVIEW  
for ADI  
Blackfin



LabVIEW  
for ARM



# NI LabVIEW Embedded Technology

Real-Time  
Processor


FPGA

PDA/HMI


Microprocessor

Microcontroller


# FPGA Technology



# FPGA Families / Sizes




**FPGA Logic Resources**



**FPGA Execution Speed**


# Why Are They Useful?



<b>True Parallelism</b>	Provides parallel tasks and pipelining
<b>High Reliability</b>	Designs become a custom circuit
<b>High Determinism</b>	Runs algorithms at deterministic rates down to 25 ns (faster in many cases)
<b>Reconfigurable</b>	Create new and alter existing task-specific personalities


# FPGA Logic Implementation

Implementing Logic on FPGA:  $F = \{(A+B)CD\} \oplus E$







# True Parallelism



# High Reliability and Determinism



# High Reliability and Determinism



\* Faster response for  
80 and 120 MHz clocks

# Agenda


- What Are FPGAs and Why Are They Useful?
- **Programming FPGAs**
- Common Applications for FPGAs
- FPGA Hardware
- How to Learn More

# I/O with DMA




# VHDL~4000 lines

# From LabVIEW to hardware





# Development Computer




# Demo


- Creating a Simple Event Counter in Hardware



# LabVIEW FPGA Programming



NI-DAQmx.vi



Target.vi




# No Floating Point

- Dynamic shifts are costly

$$\begin{array}{ccccccc} 9.99 \times 10^5 & \longrightarrow & 9.99 \times 10^5 & \longrightarrow & 10.01 \times 10^5 & \longrightarrow & 1.001 \times 10^6 \\ + 2.0 \times 10^3 & & + 0.02 \times 10^5 & & & & \\ & \text{Dynamic Shift} & & & \text{Dynamic Shift} & & \end{array}$$

- Fixed-point operations avoid dynamic shift




# LabVIEW FPGA IP Options


- LabVIEW IP
- IP generators
- FPGA IPNet
- HDL node
- CLIP node




FFT




Windowing



Resampling



Divide




Square Root

# LabVIEW FPGA IP Options

- New LabVIEW IP
- IP generators
- FPGA IPNet
- HDL node
- CLIP node

## NI Digital Filter Design Toolkit



### Generate LabVIEW FPGA Code for LMS Adaptive Filter

**Algorithm Settings**

Filter length: 128    Step size: 0.00099832

**Implementation Settings**

Filter name: PXP LMS    Read coefficients? ☐

**Fixed-Point Configuration**

	Word length	Integer word length	Minimum	Maximum	Desired delta
$x(n)$	24 bits	8 bits	-128.0000	128.0000	1.5259E-5
$d(n)$	24 bits	8 bits	-128.0000	128.0000	1.5259E-5
$w(n)$	24 bits	4 bits	-8.0000	8.0000	9.5367E-7
Step size	16 bits	-2 bits	-0.1250	0.1250	3.0147E-6


Maximum input Fx@40 MHz FPGA clock: 150.944ns

Buttons: Load FxP Settings..., OK, Cancel, Help

## NI Adaptive Filter Design Toolkit

# LabVIEW FPGA IP Options


- New LabVIEW IP
- IP generators
- FPGA IPNet
- HDL node
- CLIP node



[ni.com/ipnet](http://ni.com/ipnet)


# LabVIEW FPGA IP Options

- New LabVIEW IP
- IP generators
- FPGA IPNet
- HDL node
- CLIP node



# LabVIEW FPGA IP Options

- New LabVIEW IP
- IP generators
- FPGA IPNet
- HDL node
- CLIP node



Best for HDL IP that you want free running and independent of the FPGA diagram


# Controlling the FPGA VI

- Common host VI tasks:
  - Data processing
  - Perform operations not available on the FPGA target
  - Log data
  - Sequence multiple FPGA VIs
  - Control the timing and sequencing of data transfer



# Typical FPGA host application

- Open FPGA VI Reference
- Read/Write Control
- Invoke Method
- Close FPGA VI Reference




# Demo

- Communicate between FPGA and host

# Agenda


- What Are FPGAs and Why Are They Useful?
- Programming FPGAs
- **Common Applications for FPGAs**
- FPGA Hardware
- How to Learn More

# Common Applications





- High-speed control
- Intelligent DAQ
- Digital communication protocols
- Sensor simulation
- Onboard processing and data reduction
- Coprocessing

# High-Speed Control




CERN – Large Hadron Collider (LHC)

- Control particle collision
- PXI “R-Series” module




# Intelligent DAQ



Custom processing blocks Built-in IP organization

# Data Acquisition and FPGA programming



## NI-DAQmx and NI-RIO



# Intelligent DAQ

## NASA Microshutters Testing Application



- Must function reliably for 10-year mission
- Expected to open and close over 100,000
- Complex timing requirements
- Motion and vision synchronization





# Digital Communication

## Example – SPI



# Sensor Simulation and FPGA


- Fully customizable hardware – Many types of sensors
- Parallelism – Many sensors on chip with no interference
- Strict timing requirements – Deterministic or highly realistic
- Onboard processing – Engineering units to sensor signals



**Sensor Signals**




# Onboard Processing and Data Reduction



# FPGA Coprocessing


*A method to supplement the primary processor functions is offloading processor-intensive tasks. FPGA coprocessing is especially useful for tasks that can take advantage of FPGA parallelism and pipelining tactics.*



# Agenda


- What Are FPGAs and Why Are They Useful?
- Programming FPGAs
- Common Applications for FPGAs
- **FPGA Hardware**
- How to Learn More

# FPGA hardware platforms



# RIO Deployment Curve

## Standard Embedded Architecture, Standard Design Software



# Agenda

- What Are FPGAs and Why Are They Useful?
- Programming FPGAs
- Common Applications for FPGAs
- FPGA Hardware
- **How to Learn More**



# How to Learn More

## Attend:

How to get a  
jump start using  
CompactRIO

From rapid  
prototyping to  
low-cost  
deployment with  
LabVIEW  
embedded tools

Seeding the  
future of test  
with  
reconfigurable  
instruments

How to test  
embedded  
control systems  
with dynamic  
test methods

## Online:

- [ni.com/fpga](http://ni.com/fpga)
- [ni.com/embeddedeval](http://ni.com/embeddedeval)
- [ni.com/ipnet](http://ni.com/ipnet)