





T&M Solutions BV

Building a Complete Data Monitoring and Storage System with NI CompactRIO

Speaker: Arnoud de Kuijper, CTO T&M Solutions BV



Agenda

- Case Description
- Demonstration
- Key Challenges
- Concluding remarks
- Questions

Case Description

- Replacing existing remote monitoring systems by new monitoring systems.
 - All signals are time synchronized
 - supports a higher sample rate and higher accuracy.


Windmill



Requirements for data monitoring and storage system

- Reliability (harsh environment)
- Flexibility (different measurement types)
- Configurability (no programming!)
- Accuracy
- Channel count (multiple systems sync.)
- Customizable

System overview



Why NI CompactRIO & LabVIEW

Pro's

- Quick time to market because of high HW+SW integration
- Wide range of availability for I/O modules
- Support for third-party instrument control
- Custom synchronization and filtering techniques


Why NI CompactRIO & LabVIEW

Con's


- No customer of the shelf (COTS) product
- Requires experienced software engineering effort
- Requires in-depth knowledge of NI products
- Custom synchronization and filtering techniques

T&M Signal Logger Studio

DEMONSTRATION



Stream from FPGA to Windows



Key challenges in software design

- Acquisition and logging speed
- Synchronization
- Configurability
- Software architecture


Acquisition and logging speed design considerations

- Log to file or in memory
 - 2 / 4 GB or 512MB
- Maximum storage size disk
 - 5 kHz, 28 channels will result in 45 minutes for 2 GB
- Stream to disk
 - (3/4 to 6 Mb for binary)
- Stream from FPGA to RT
 - (scan engine or custom?)

Acquisition and logging speed design considerations

- FPGA FIFO and file data types
 - SGL, DBL, FXP, INT
- Disk structure VxWorks Reliance
 - slow with file access if there are multiple files
- FPGA Type
 - Xilinx LX-30/50 or bigger? -> filtering and I/O modules / properties have big impact!
- Data transfer RT->HOST
 - Shared Variables, TCP/IP, UDP or FTP?

Synchronization: Why?



- 5 kHz signal $\rightarrow T_{\text{period}} = 0.2 \text{ ms}$.
- Phase coherent at 1 degree $\rightarrow 0.2 \text{ ms} / 360 \rightarrow 0.5 \text{ microsecond}$.

Synchronization: How?


- Internal clock sharing: NI DSA modules (9234, 9237, etc).



- External clock sharing:?


Synchronization options

- GPS RT-clock sync +/- 1 μ s
- IEEE 1588 RT sync 1 MHz RT-loop sync




Synchronization Reference design

- DSA Module Synchronization Reference Design for Multiple cRIO Chassis



Configurability

- Storage of configuration on cRIO RT-Controller
- Configuration adjustable by host application
- Sampling rate
- Signal names
- Signal properties



The image shows a 'Signal configuration' dialog box with the following sections and fields:

- Signal Properties**
 - Name: Signal 8
 - Sensor ID No: 8
 - Enabled: ☒
- Measurement properties**
 - Base Sample Rate: 5000 Hz
 - Down Sample Factor: 1
 - Sample Rate: 5000 Hz (with a green 'valid?' indicator)
 - Timestamp corr: 0 ms
- Sensor properties**
 - Sensor Gain: 1
 - Sensor Offset: 0
 - Output Unit: (empty)
 - High Alarm: 10000
 - Low Alarm: -10000
 - Offset Correction: 0.000000
 - Calibration date: DD-MM-YYYY
 - Expire date: DD-MM-YYYY
 - Auto corr. Enabled? ☐
- Module Specific Signal Options**
 - (Empty section)


Buttons: OK, Cancel







Configurability

- Support for different I/O module sets without scan engine support - > build own interface between FPGA – RT
- Dynamically load bitfile
- Not all module functions have full support for configuration in LV FGPA (NI 9219 Universal module)

Tasks, responsibilities and communication

SA can be defined as a **high-level system design** that '*describes the **sub-systems and components** of a software-system and the **relationships** between the components*'.





Timing and Priorities

- DMA buffer size between FGPA and RT determines the timing. (Buffer is set to 10..20 sec.)
- FTP runs at normal priority and can obtain full CPU. So other tasks must have similar or higher priorities. (2Mb/s)

Conclusions

- The NI cRIO platform is very powerful and flexible with respect to software-engineering.
- Familiarize with the OS behavior and the functionality supported by LabVIEW Real-Time and LabVIEW FPGA.
- Programming a Real-Time system still requires a solid understanding of software engineering!

Recommendations

- Plan ahead
 - Memory locations for buffering
 - Timing and priorities
 - Storage strategy
 - Supported features on FPGA
 - Test performance impact of features on RT

Recommendations

Reference Example for Streaming Data from FPGA to cRIO to Windows

<http://zone.ni.com/devzone/cda/epd/p/id/5919>

DSA Module Synchronization Reference Design for Multiple cRIO Chassis

<http://zone.ni.com/devzone/cda/epd/p/id/6146>

Stream to disk

<http://zone.ni.com/devzone/cda/tut/p/id/9272>

Synchronizing Multiple CompactRIO Chassis' Using IEEE 1588

<http://digital.ni.com/public.nsf/allkb/BE814CC28C8D87CA8625785E0045C799>

Stay **Connected** During and After NIWeek



ni.com/niweekcommunity



facebook.com/niweek



twitter.com/niweek *#niweek*



bit.ly/NILinked



youtube.com/niglobal



linkd.in/adekuijper

