



Etteplan

# Get the Most from the CompactRIO Platform in Advanced Test Rig Development

NI Days Stockholm 2017  
Marcus Carlberg, CLD



Gold  
Alliance  
Partner

# History



# History

1983

Etteplan is founded



# History

1983

1985

First computer-assisted  
program



# History

1983

1985

2004

China operations  
commence



# History

1983

1985

2004

**2017**

Geographical expansion

# NI Hubs

Göteborg, Sweden

---

Esbo, Finland

---

Wroclaw, Poland



Gold  
Alliance  
Partner





# Our customers



**VOLVO**  
Volvo Group



**Swegon'**



**JM**  
Johnson Matthey



**CEVT**



# Testing and Test Equipment Competence Center Gothenburg, Sweden

Development of control &  
measurement systems

Testing services at Etteplan Test  
lab in Gothenburg

Turnkey test equipment for R&D  
and production

Engineering services






# Get the Most from the CompactRIO Platform in Advanced Test Rig Development

The background image is a close-up, slightly blurred photograph of a person's hands holding a handheld electronic device. The device has a screen displaying a green waveform on the left and a list of data on the right. The entire image is overlaid with a semi-transparent orange filter. The text "What is possible → How is it possible" is centered in white.


What is possible → How is it possible





# Worlds of measurement and automation

# 1!





# Development process Step by Step


# 1!

Feasibility study

---

# 2

Design



# Development process Step by Step

## 1!

Feasibility study

---


## 2

Design

---

## 3


Commissioning and Operation





# Feasibility study

- Understanding and defining customer needs
  - Testing goal
  - Requirements
  - Functionality
- Clarify cooperation form
  - How should we work in the project?
  - Include customer competence
- Feasibility
  - Technical possible
  - Calculations/Simulations
- Concept



# Feasibility study

## Feasibility

- Understanding problem
- Torque, magnitude

## Basic concept

- 3 clutches





## Architecture

- “Samples per degree”
- cRIO platform

## Software development

## Verification

## Testing





# Requirements test method and rig

## cRIO Rig Control

- Testing method standards
- Level of automation
- Applicable regulatory standards and directive ATEX, CE etc.
- Maintenance and calibration
- Operational documentation and education

## cRIO Test object Interaction


- Sample frequencies
- Accuracy
- Sensor types
- Test object stimulus





# Conceptual Design

- Overall design
- Technical calculations
- Cost estimation
- Definition of regulatory affairs
- Verification plan
- Initial risk analysis






# Conceptual Design

- Drive motor, setpoint to FO 600-2700 rpm via modbus TCPIP
- IR temp on test object surface
- Torque measurement, SG full bridge (0 - 5kHz)
- Load cell connected at calibration, SG x 1
- Drive motor encoder 2048 pulses/turn + zerop DI (25kHz - 111kHz)

# System architecture

- Defining subsystem
- System layout
- I/O list
- Third party devices
- Host environment





# System architecture

## HW

PC



cRIO-9074 8 slot

- NI-9264 (AO 16ch)
- NI-9239 (AI 4ch)
- NI-9237 (SG 4ch)
- NI-9213 (TC 16ch)
- NI-9211 (DI 6ch 500ns)

## SW functions

Want to see “torque over the turn”  
HMI/GUI Start, stop, graphs, logging

Network communications  
shared variables

Control loops PID

Signal processing, fast control loops

DAQ, anti-aliasing filters




# Detail Development

- Functional description
- Software development FPGA
- Software development RT
- Software development Host




# Functional requirements

- System description
- System functions
  - Functional requirements
  - Non-Functional requirements
  - External requirements
- Other requirements



# Software development RT


- Establish a design pattern
- Programming mode
  - FPGA
  - Scan mode
  - Hybrid mode
- Rig control
  - Control loops
  - Warning and stop functions
- Measurement
  - FPGA reading/writing
  - Analysis/Post processing






# Software development RT

- User interface command loop
  - Network communication
- RT System health and FPGA-monitoring
- Third party devices



# Software development FPGA


- Control task
- Sampling
- Filtering
- Safety
- Calibration and scaling
- Watchdog






# Software development FPGA

- FPGA requirements
- Software architecture – NI template or own template
- Implement
- Test and debug




# Software development Host

- User interface
  - Updating UI
  - Event handling
  - Communication
- Test object meta data
- Test data handling
- Network communication






# User interface






# User interface






# Commissioning & Verification

- IO-testing
- Control loop tuning
- Performance testing
- Verification plan




# Documentation & hand over

- Technical writer
- Operator instruction
- Maintenance instruction
- CE-documentation





# Testing and analysis





# Why do we use the cRIO platform



- Quality high speed measurement, processing and control, very fast loops possible in FPGA
- Rugged, reliable, deterministic, (like PLC)
- Flexible reconfigurable hot swappable big variety of I/O modules available
- Easy and effective to use, one platform fit a lot of different applications.
- LabVIEW



# Trends & Future

- High performance fieldbuses
- Industrial Ethernet
- cRIO price
- NI Veristand in test cell development



# Questions