

## **FPGA Resource Utilization Estimates for NI cRIO-9104**

**LabVIEW FPGA Version: 8.6**

**NI-RIO Version: 3.0**

**Date: 8/5/2008**

**Note: The numbers presented in this document are estimates. Actual resource usage for your designs may be different (smaller or greater) than the resource usage computed using the information contained in this document.**

1.	How to use the table.....	2
2.	An example .....	4
3.	Resource utilization tables for the functions on the FPGA palette .....	7
3.1.	Structures .....	7
3.2.	Array .....	8
3.3.	Cluster & Variant.....	9
3.4.	Numeric.....	9
3.5.	Boolean .....	13
3.6.	Comparison .....	15
3.7.	Timing.....	17
3.8.	Memory & FIFO .....	18
3.8.1.	Memory .....	18
3.8.2.	FIFO .....	21
3.8.3.	FIFO – DMA host-to-target .....	22
3.8.4.	FIFO – DMA target-to-host .....	23
3.9.	FPGA Math & Analysis.....	25
3.9.1.	Look-up Table 1D.....	26
3.9.2.	Butterworth filter .....	26
3.9.3.	Notch filter .....	27
3.9.4.	DC & RMS Measurements .....	27
3.9.5.	Fast Fourier Transform .....	28
3.9.6.	Rational Resampler .....	28
3.10.	Synchronization .....	29
3.11.	Advanced .....	29
	Appendix A: Detailed FFT Compile Summary.....	30

## 1. How to use the table

The tables in this spreadsheet contain approximations of resource usage.

To obtain an estimate for your design, add the corresponding numbers for each function/VI you use. Some of the functions on the LabVIEW FPGA palette consume no logic resources on the FPGA because they are purely wiring operations:

Insert Into Array			0	0	0	0
Delete From Array			0	0	0	0
Initialize Array			0	0	0	0
Build Array			0	0	0	0

For more FPGA-specific information about the objects on the palette see LabVIEW Help: **VI and Function Reference > FPGA Module VIs and Functions > FPGA VI and Function details.**

To allow for target overhead, you should add the following base numbers to the sum of flip flops and the sum of LUTs:

Flip Flops	LUTs
<b>385</b>	<b>445</b>


Also add the corresponding numbers for the controls and indicators in your VI(s):


Data type	Resource usage	
	Flip Flops	LUTs
<b>Numeric controls and indicators</b>		
U8	<b>14</b>	<b>12</b>
U16	<b>27</b>	<b>22</b>
U32	<b>52</b>	<b>40</b>
U64	<b>101</b>	<b>81</b>
I8	<b>14</b>	<b>13</b>
I16	<b>27</b>	<b>21</b>
I32	<b>52</b>	<b>40</b>
I64	<b>101</b>	<b>81</b>
FXP<±,8,4>	<b>14</b>	<b>13</b>
FXP<±,16,8>	<b>27</b>	<b>21</b>
FXP<±,32,16>	<b>52</b>	<b>38</b>
FXP<±,64,32>	<b>101</b>	<b>81</b>
<b>Boolean controls and indicators</b>		
Boolean	<b>3</b>	<b>5</b>

Data type	Fixed array size	Resource usage	
		Flip Flops	LUTs
Array controls and indicators			
U8	5	70	70
	10	132	117
	15	194	170
U16	5	132	117
	10	255	223
	15	380	334
U32	5	255	223
	10	504	457
	15	753	670
U64	5	504	412
	10	1001	845
	15	1506	1291
I8	5	70	65
	10	132	117
	15	194	170
I16	5	132	117
	10	255	223
	15	380	334
I32	5	255	223
	10	504	412
	15	753	670
I64	5	504	426
	10	1001	845
	15	1506	1291
FXP< $\pm$ ,8,4>	5	70	65
	10	132	117
	15	194	170
FXP< $\pm$ ,16,8>	5	132	117
	10	255	223
	15	380	334
FXP< $\pm$ ,32,16>	5	255	223
	10	504	412
	15	753	670
FXP< $\pm$ ,64,32>	5	504	412
	10	1001	845
	15	1506	1291
Boolean	5	10	10
	10	19	16
	15	27	21

## 2. An example

To illustrate the difference between actual resource usage and the estimate obtained using the spreadsheet, we use an example from the NI Example Finder, *Counters – R Series.lvproj*





**Actual resource usage:**

## Logic Utilization:

Number of Slice Flip Flops:	981 out of 28,672	3%
Number of 4 input LUTs:	954 out of 28,672	3%
Number used as logic:	954	
Number used as a route-thru:	80	
Number used as Shift registers:	4	

## Logic Distribution:

Number of occupied Slices:	797 out of 14,336	5%
----------------------------	-------------------	----

**Estimated resource usage:**

Name of VI/Element	Resource Usage	
	Flip Flops	LUTs
<b>Functions</b>		
Select I32/U32 SCTL 1	0	32
Select I32/U32 SCTL 2	0	32
Select I32/U32 SCTL 3	0	32
Greater? Boolean SCTL 1	0	2
Greater? Boolean SCTL 2	0	2
Not SCTL	0	1
Increment I32/U32 SCTL	0	32
Subtract I32/U32 SCTL	0	33
Tick count 32-bit SCTL	38	40
Loop timer 32-bit	73	126
<b>Structures</b>		
Timed Loop 1	0	0
Timed Loop 2	0	0
Case structure SCTL	0	0
Flat sequence SCTL	0	0
While loop, i terminal unwired	34	50
Stacked sequence	0	0
<b>Controls and indicators</b>		
7x Boolean	21	35
4x U32	208	160
<b>Base</b>	<b>385</b>	<b>445</b>
<b>Total</b>	<b>759</b>	<b>1022</b>

### 3. Resource utilization tables for the functions on the FPGA palette

#### 3.1. Structures

Name of VI/Element	Data Type	Outside SCTL		Inside SCTL	
		Flip Flops	LUTs	Flip Flops	LUTs
Structures					
For Loop, <i>i</i> terminal wired		35	133	Not supported	
For Loop, <i>i</i> terminal unwired		35	101	Not supported	
While Loop, <i>i</i> terminal wired		2	6	Not supported	
While Loop, <i>i</i> terminal unwired		34	50	Not supported	
Timed Structures		0	0	Not supported	
Timed Loop					
FPGA Clk Const		0	0	0	0
Case Structure		5	15	0	0
Flat Sequence Structure		0	0	No sequencing effect	
Stacked Sequence Structure		0	0	No sequencing effect	
Diagram Disable Structure		0	0	0	0
Conditional Disable Structure		0	0	0	0
Local Variable	Boolean	3	3	0	0
	I8/U8	3	3	0	0
	I16/U16	3	3	0	0
	I32/U32	3	3	0	0
	I64/U64	3	3	0	0
Decorations		0	0	0	0
Free Label					
Thin Line		0	0	0	0
Thin Line with Arrow		0	0	0	0
Flat Frame		0	0	0	0
Thick Line		0	0	0	0
Thick Line with Arrow		0	0	0	0
Feedback Node	Boolean	3	5	2	2
	I8/U8	10	12	9	9
	I16/U16	18	20	17	17
	I32/U32	35	36	33	33
	I64/U64	67	68	68	65

### 3.2. Array

Name of VI/Element	Data Type	Array Size	Outside SCTL		Inside SCTL	
			Flip Flops	LUTs	Flip Flops	LUTs
Array						
Array Size			0	0	0	0
Index Array	I32/U32	10	33	262	0	262
		20	33	483	0	481
		30	33	591	0	589
		40	33	951	0	949
		50	33	879	0	877
Replace Array Subset	I32/U32	10	321	341	0	339
		20	641	673	0	671
		30	961	1009	0	1007
		40	1281	1343	0	1341
		50	1601	1677	0	1675
Insert Into Array			0	0	0	0
Delete From Array			0	0	0	0
Initialize Array			0	0	0	0
Build Array			0	0	0	0
Array Subset			0	0	0	0
Rotate 1D Array	I32/U32	10	0	0	Not supported	
		20	0	0		
		30	0	0		
		40	0	0		
		50	0	0		
Reverse 1D Array			0	0	0	0
Split 1D Array			0	0	0	0
Interleave 1D Arrays			0	0	0	0
Decimate 1D Array			0	0	0	0
Array Constant			0	0	0	0
Array to Cluster			0	0	0	0
Cluster to Array			0	0	0	0
Reshape Array			3	3	0	0



### 3.3. Cluster & Variant

Name of VI/Element	Outside SCTL		Inside SCTL	
	Flip Flops	LUTs	Flip Flops	LUTs
<b>Cluster &amp; variant</b>				
Unbundle	0	0	0	0
Bundle	0	0	0	0
Unbundle by Name	0	0	0	0
Bundle by Name	0	0	0	0
Cluster Constant	0	0	0	0
Cluster to Array	0	0	0	0
Array to Cluster	0	0	0	0

### 3.4. Numeric

Name of VI/Element	Input (s) Data Type	Output Data Type	Outside SCTL			Inside SCTL		
			Flip Flops	LUTs	MULT 18x18s	Flip Flops	LUTs	MULT 18x18s
Numeric								
Add	I8/U8	I8/U8	9	11	0	0	9	0
	I16/U16	I16/U16	17	19	0	0	17	0
	I32/U32	I32/U32	33	35	0	0	33	0
	I64/U64	I64/U64	65	67	0	0	65	0
	FXP<±,16,8>	FXP<±,16,8>	18	20	0	0	18	0
	FXP<±,32,16>	FXP<±,32,16>	34	36	0	0	34	0
	FXP<±,64,32>	FXP<±,64,32>	65	196	0	0	194	0
Subtract	I8/U8	I8/U8	9	11	0	0	9	0
	I16/U16	I16/U16	17	19	0	0	17	0
	I32/U32	I32/U32	33	35	0	0	33	0
	I64/U64	I64/U64	65	67	0	0	65	0
	FXP<±,16,8>	FXP<±,16,8>	18	20	0	0	18	0
	FXP<±,32,16>	FXP<±,32,16>	34	36	0	0	34	0
	FXP<±,64,32>	FXP<±,64,32>	65	259	0	0	257	0
Multiply	I8/U8	I16/U16	18	3	1	0	1	1
	I16/U16	I32/U32	34	3	1	0	1	1
	I32/U32	I64/U64	33	33	3	0	31	3
	FXP<±,16,8>	FXP<±,32,16>	66	3	1	0	1	1
	FXP<±,32,16>	FXP<±,64,32>	65	114	4	0	112	4

Quotient & Remainder	I8/U8	I8/U8	<b>65</b>	<b>274</b>	<b>0</b>	Not supported		
	I16/U16	I16/U16	<b>121</b>	<b>488</b>	<b>0</b>			
	I32/U32	I32/U32	<b>234</b>	<b>926</b>	<b>0</b>			
	I64/U64	I64/U64	<b>459</b>	<b>1685</b>	<b>0</b>			
Conversion To Byte Integer			<b>0</b>	<b>1</b>	<b>0</b>	<b>0</b>	<b>1</b>	<b>0</b>
To Word Integer			<b>0</b>	<b>1</b>	<b>0</b>	<b>0</b>	<b>1</b>	<b>0</b>
To Long Integer			<b>0</b>	<b>1</b>	<b>0</b>	<b>0</b>	<b>1</b>	<b>0</b>
To Quad Integer			<b>0</b>	<b>1</b>	<b>0</b>	<b>0</b>	<b>1</b>	<b>0</b>
To Unsigned Byte Integer			<b>0</b>	<b>1</b>	<b>0</b>	<b>0</b>	<b>1</b>	<b>0</b>
To Unsigned Word Integer			<b>0</b>	<b>1</b>	<b>0</b>	<b>0</b>	<b>1</b>	<b>0</b>
To Unsigned Long Integer			<b>0</b>	<b>1</b>	<b>0</b>	<b>0</b>	<b>1</b>	<b>0</b>
To Unsigned Quad Integer			<b>0</b>	<b>1</b>	<b>0</b>	<b>0</b>	<b>1</b>	<b>0</b>
To Fixed Point	I16	FXP<±,16,16>	<b>0</b>	<b>1</b>	<b>0</b>	<b>0</b>	<b>1</b>	<b>0</b>
	I32	FXP<±,32,32>	<b>0</b>	<b>1</b>	<b>0</b>	<b>0</b>	<b>1</b>	<b>0</b>
	I64	FXP<±,64,64>	<b>0</b>	<b>1</b>	<b>0</b>	<b>0</b>	<b>1</b>	<b>0</b>
Number to Boolean Array			<b>0</b>	<b>0</b>	<b>0</b>	<b>0</b>	<b>0</b>	<b>0</b>
Boolean Array to Number			<b>0</b>	<b>1</b>	<b>0</b>	<b>0</b>	<b>1</b>	<b>0</b>
Boolean to (0,1)			<b>0</b>	<b>1</b>	<b>0</b>	<b>0</b>	<b>1</b>	<b>0</b>
Increment	I8/U8	I8/U8	<b>9</b>	<b>12</b>	<b>0</b>	<b>0</b>	<b>10</b>	<b>0</b>
	I16/U16	I16/U16	<b>17</b>	<b>18</b>	<b>0</b>	<b>0</b>	<b>16</b>	<b>0</b>
	I32/U32	I32/U32	<b>33</b>	<b>34</b>	<b>0</b>	<b>0</b>	<b>32</b>	<b>0</b>
	I64/U64	I64/U64	<b>65</b>	<b>66</b>	<b>0</b>	<b>0</b>	<b>64</b>	<b>0</b>
	FXP<±,16,8>	FXP<±,16,8>	<b>18</b>	<b>14</b>	<b>0</b>	<b>0</b>	<b>12</b>	<b>0</b>
	FXP<±,32,16>	FXP<±,32,16>	<b>34</b>	<b>20</b>	<b>0</b>	<b>0</b>	<b>18</b>	<b>0</b>
	FXP<±,64,32>	FXP<±,64,32>	<b>65</b>	<b>164</b>	<b>0</b>	<b>0</b>	<b>162</b>	<b>0</b>
Decrement	I8/U8	I8/U8	<b>9</b>	<b>13</b>	<b>0</b>	<b>0</b>	<b>11</b>	<b>0</b>
	I16/U16	I16/U16	<b>17</b>	<b>19</b>	<b>0</b>	<b>0</b>	<b>17</b>	<b>0</b>
	I32/U32	I32/U32	<b>33</b>	<b>35</b>	<b>0</b>	<b>0</b>	<b>33</b>	<b>0</b>
	I64/U64	I64/U64	<b>65</b>	<b>67</b>	<b>0</b>	<b>0</b>	<b>65</b>	<b>0</b>
	FXP<±,16,8>	FXP<±,16,8>	<b>18</b>	<b>14</b>	<b>0</b>	<b>0</b>	<b>12</b>	<b>0</b>
	FXP<±,32,16>	FXP<±,32,16>	<b>34</b>	<b>20</b>	<b>0</b>	<b>0</b>	<b>18</b>	<b>0</b>
	FXP<±,64,32>	FXP<±,64,32>	<b>65</b>	<b>164</b>	<b>0</b>	<b>0</b>	<b>162</b>	<b>0</b>
Data Manipulation Rotate Left with Carry	I8/U8	I8/U8	<b>0</b>	<b>0</b>	<b>0</b>	<b>0</b>	<b>0</b>	<b>0</b>
	I16/U16	I16/U16	<b>0</b>	<b>0</b>	<b>0</b>	<b>0</b>	<b>0</b>	<b>0</b>
	I32/U32	I32/U32	<b>0</b>	<b>0</b>	<b>0</b>	<b>0</b>	<b>0</b>	<b>0</b>
	I64/U64	I64/U64	<b>0</b>	<b>0</b>	<b>0</b>	<b>0</b>	<b>0</b>	<b>0</b>
Rotate Right with Carry	I8/U8	I8/U8	<b>0</b>	<b>0</b>	<b>0</b>	<b>0</b>	<b>0</b>	<b>0</b>
	I16/U16	I16/U16	<b>0</b>	<b>0</b>	<b>0</b>	<b>0</b>	<b>0</b>	<b>0</b>
	I32/U32	I32/U32	<b>0</b>	<b>0</b>	<b>0</b>	<b>0</b>	<b>0</b>	<b>0</b>
	I64/U64	I64/U64	<b>0</b>	<b>0</b>	<b>0</b>	<b>0</b>	<b>0</b>	<b>0</b>
Logical Shift	I8/U8	I8/U8	<b>9</b>	<b>64</b>	<b>0</b>	<b>0</b>	<b>62</b>	<b>0</b>
	I16/U16	I16/U16	<b>17</b>	<b>158</b>	<b>0</b>	<b>0</b>	<b>156</b>	<b>0</b>
	I32/U32	I32/U32	<b>33</b>	<b>411</b>	<b>0</b>	<b>0</b>	<b>413</b>	<b>0</b>

	I64/U64	I64/U64	<b>65</b>	<b>873</b>	<b>0</b>	<b>0</b>	<b>871</b>	<b>0</b>
Rotate	I8/U8	I8/U8	<b>9</b>	<b>50</b>	<b>0</b>	<b>0</b>	<b>48</b>	<b>0</b>
	I16/U16	I16/U16	<b>17</b>	<b>182</b>	<b>0</b>	<b>0</b>	<b>180</b>	<b>0</b>
	I32/U32	I32/U32	<b>33</b>	<b>647</b>	<b>0</b>	<b>0</b>	<b>645</b>	<b>0</b>
	I64/U64	I64/U64	<b>65</b>	<b>713</b>	<b>0</b>	<b>0</b>	<b>710</b>	<b>0</b>
Split Number			<b>0</b>	<b>0</b>	<b>0</b>	<b>0</b>	<b>0</b>	<b>0</b>
Join Numbers			<b>0</b>	<b>1</b>	<b>0</b>	<b>0</b>	<b>1</b>	<b>0</b>
Swap Bytes			<b>0</b>	<b>0</b>	<b>0</b>	<b>0</b>	<b>0</b>	<b>0</b>
Swap Words			<b>0</b>	<b>0</b>	<b>0</b>	<b>0</b>	<b>0</b>	<b>0</b>
Absolute Value	I8/U8	I8/U8	<b>9</b>	<b>12</b>	<b>0</b>	<b>0</b>	<b>10</b>	<b>0</b>
	I16/U16	I16/U16	<b>17</b>	<b>34</b>	<b>0</b>	<b>0</b>	<b>32</b>	<b>0</b>
	I32/U32	I32/U32	<b>33</b>	<b>66</b>	<b>0</b>	<b>0</b>	<b>64</b>	<b>0</b>
	I64/U64	I64/U64	<b>65</b>	<b>130</b>	<b>0</b>	<b>0</b>	<b>128</b>	<b>0</b>
	FXP<±,16,8>	FXP<±,16,8>	<b>17</b>	<b>54</b>	<b>0</b>	<b>0</b>	<b>52</b>	<b>0</b>
	FXP<±,32,16>	FXP<±,32,16>	<b>33</b>	<b>106</b>	<b>0</b>	<b>0</b>	<b>104</b>	<b>0</b>
	FXP<±,64,32>	FXP<±,64,32>	<b>65</b>	<b>210</b>	<b>0</b>	<b>0</b>	<b>208</b>	<b>0</b>
Round to Nearest	I8/U8	I8/U8	<b>18</b>	<b>3</b>	<b>0</b>	<b>0</b>	<b>1</b>	<b>0</b>
	I16/U16	I16/U16	<b>34</b>	<b>3</b>	<b>0</b>	<b>0</b>	<b>1</b>	<b>0</b>
	I32/U32	I32/U32	<b>66</b>	<b>3</b>	<b>0</b>	<b>0</b>	<b>1</b>	<b>0</b>
	I64/U64	I64/U64	<b>130</b>	<b>3</b>	<b>0</b>	<b>0</b>	<b>1</b>	<b>0</b>
	FXP<±,16,8>	FXP<±,9,9>	<b>10</b>	<b>16</b>	<b>0</b>	<b>0</b>	<b>14</b>	<b>0</b>
	FXP<±,32,16>	FXP<±,17,17>	<b>18</b>	<b>62</b>	<b>0</b>	<b>0</b>	<b>60</b>	<b>0</b>
	FXP<±,64,32>	FXP<±,33,33>	<b>34</b>	<b>118</b>	<b>0</b>	<b>0</b>	<b>116</b>	<b>0</b>
Round Toward -Infinity	I8/U8	I8/U8	<b>0</b>	<b>1</b>	<b>0</b>	<b>0</b>	<b>1</b>	<b>0</b>
	I16/U16	I16/U16	<b>0</b>	<b>1</b>	<b>0</b>	<b>0</b>	<b>1</b>	<b>0</b>
	I32/U32	I32/U32	<b>0</b>	<b>1</b>	<b>0</b>	<b>0</b>	<b>1</b>	<b>0</b>
	I64/U64	I64/U64	<b>0</b>	<b>1</b>	<b>0</b>	<b>0</b>	<b>1</b>	<b>0</b>
	FXP<±,16,8>	FXP<±,8,8>	<b>18</b>	<b>3</b>	<b>0</b>	<b>0</b>	<b>1</b>	<b>0</b>
	FXP<±,32,16>	FXP<±,16,16>	<b>34</b>	<b>3</b>	<b>0</b>	<b>0</b>	<b>1</b>	<b>0</b>
	FXP<±,64,32>	FXP<±,32,32>	<b>66</b>	<b>3</b>	<b>0</b>	<b>0</b>	<b>1</b>	<b>0</b>
Round Toward +Infinity	I8/U8	I8/U8	<b>18</b>	<b>3</b>	<b>0</b>	<b>0</b>	<b>1</b>	<b>0</b>
	I16/U16	I16/U16	<b>34</b>	<b>3</b>	<b>0</b>	<b>0</b>	<b>1</b>	<b>0</b>
	I32/U32	I32/U32	<b>66</b>	<b>3</b>	<b>0</b>	<b>0</b>	<b>1</b>	<b>0</b>
	I64/U64	I64/U64	<b>130</b>	<b>3</b>	<b>0</b>	<b>0</b>	<b>1</b>	<b>0</b>
	FXP<±,16,8>	FXP<±,9,8>	<b>10</b>	<b>17</b>	<b>0</b>	<b>0</b>	<b>15</b>	<b>0</b>
	FXP<±,32,16>	FXP<±,17,17>	<b>18</b>	<b>48</b>	<b>0</b>	<b>0</b>	<b>46</b>	<b>0</b>
	FXP<±,64,32>	FXP<±,33,33>	<b>34</b>	<b>88</b>	<b>0</b>	<b>0</b>	<b>86</b>	<b>0</b>
Scale by Power of 2	I8/U8	I8/U8	<b>9</b>	<b>67</b>	<b>0</b>	<b>0</b>	<b>65</b>	<b>0</b>
	I16/U16	I16/U16	<b>17</b>	<b>174</b>	<b>0</b>	<b>0</b>	<b>172</b>	<b>0</b>
	I32/U32	I32/U32	<b>33</b>	<b>424</b>	<b>0</b>	<b>0</b>	<b>425</b>	<b>0</b>
	I64/U64	I64/U64	<b>65</b>	<b>915</b>	<b>0</b>	<b>0</b>	<b>915</b>	<b>0</b>
Square	I8/U8	I16/U16	<b>18</b>	<b>3</b>	<b>1</b>	<b>0</b>	<b>1</b>	<b>1</b>
	I16/U16	I32/U32	<b>34</b>	<b>3</b>	<b>1</b>	<b>0</b>	<b>1</b>	<b>1</b>
	I32/U32	I64/U64	<b>33</b>	<b>33</b>	<b>3</b>	<b>0</b>	<b>31</b>	<b>3</b>
	FXP<±,16,8>	FXP<±,32,16>	<b>64</b>	<b>55</b>	<b>1</b>	<b>0</b>	<b>51</b>	<b>1</b>

	FXP<±,32,16>	FXP<±,64,32>	<b>128</b>	<b>211</b>	<b>4</b>	<b>0</b>	<b>209</b>	<b>4</b>
Negate	I8/U8	I8/U8	<b>9</b>	<b>12</b>	<b>0</b>	<b>0</b>	<b>10</b>	<b>0</b>
	I16/U16	I16/U16	<b>17</b>	<b>19</b>	<b>0</b>	<b>0</b>	<b>17</b>	<b>0</b>
	I32/U32	I32/U32	<b>33</b>	<b>35</b>	<b>0</b>	<b>0</b>	<b>33</b>	<b>0</b>
	I64/U64	I64/U64	<b>65</b>	<b>67</b>	<b>0</b>	<b>0</b>	<b>65</b>	<b>0</b>
	FXP<±,15,7>	FXP<±,16,8>	<b>17</b>	<b>19</b>	<b>0</b>	<b>0</b>	<b>17</b>	<b>0</b>
	FXP<±,31,15>	FXP<±,32,16>	<b>33</b>	<b>35</b>	<b>0</b>	<b>0</b>	<b>33</b>	<b>0</b>
	FXP<±,63,31>	FXP<±,64,32>	<b>65</b>	<b>67</b>	<b>0</b>	<b>0</b>	<b>65</b>	<b>0</b>
Reciprocal	FXP<±,32,16>	FXP<±,33,18>	<b>244</b>	<b>481</b>	<b>0</b>	Not supported		
Sign	I8/U8	I8/U8	<b>9</b>	<b>12</b>	<b>0</b>	<b>0</b>	<b>10</b>	<b>0</b>
	I16/U16	I16/U16	<b>17</b>	<b>19</b>	<b>0</b>	<b>0</b>	<b>17</b>	<b>0</b>
	I32/U32	I32/U32	<b>33</b>	<b>35</b>	<b>0</b>	<b>0</b>	<b>33</b>	<b>0</b>
	I64/U64	I64/U64	<b>65</b>	<b>67</b>	<b>0</b>	<b>0</b>	<b>65</b>	<b>0</b>
	FXP<±,16,8>	FXP<±,2,2>	<b>6</b>	<b>8</b>	<b>0</b>	<b>0</b>	<b>6</b>	<b>0</b>
	FXP<±,32,16>	FXP<±,2,2>	<b>3</b>	<b>11</b>	<b>0</b>	<b>0</b>	<b>9</b>	<b>0</b>
	FXP<±,64,32>	FXP<±,2,2>	<b>3</b>	<b>20</b>	<b>0</b>	<b>0</b>	<b>18</b>	<b>0</b>
Fixed-Point Clear Overflow Status	FXP<±,32,16>	FXP<±,32,16>	<b>0</b>	<b>0</b>	<b>0</b>	<b>0</b>	<b>0</b>	<b>0</b>
Remove Overflow Status	FXP<±,32,16>	FXP<±,32,16>	<b>0</b>	<b>0</b>	<b>0</b>	<b>0</b>	<b>0</b>	<b>0</b>
Include Overflow Status	FXP<±,32,16>	FXP<±,32,16>	<b>0</b>	<b>0</b>	<b>0</b>	<b>0</b>	<b>0</b>	<b>0</b>
Numeric Constant			<b>0</b>	<b>0</b>	<b>0</b>	<b>0</b>	<b>0</b>	<b>0</b>
Enum Constant			<b>0</b>	<b>0</b>	<b>0</b>	<b>0</b>	<b>0</b>	<b>0</b>
Ring Constant			<b>0</b>	<b>0</b>	<b>0</b>	<b>0</b>	<b>0</b>	<b>0</b>

Name of VI/Element	Data Type	Number of inputs	Mode	Outside SCTL			Inside SCTL		
				Flip Flops	LUTs	MULT 18x18s	Flip Flops	LUTs	MULT 18x18s
Compound Arithmetic	I32/U32	2	Add	<b>33</b>	<b>34</b>	<b>0</b>	<b>0</b>	<b>32</b>	<b>0</b>
		4	Add	<b>33</b>	<b>96</b>	<b>0</b>	<b>0</b>	<b>94</b>	<b>0</b>
		8	Add	<b>33</b>	<b>222</b>	<b>0</b>	<b>0</b>	<b>220</b>	<b>0</b>
		2	Multiply	<b>33</b>	<b>32</b>	<b>3</b>	<b>0</b>	<b>30</b>	<b>3</b>
		4	Multiply	<b>98</b>	<b>93</b>	<b>9</b>	<b>0</b>	<b>90</b>	<b>9</b>
		8	Multiply	<b>227</b>	<b>214</b>	<b>21</b>	<b>0</b>	<b>210</b>	<b>21</b>
		2	AND	<b>33</b>	<b>34</b>	<b>0</b>	<b>0</b>	<b>32</b>	<b>0</b>
		4	AND	<b>33</b>	<b>34</b>	<b>0</b>	<b>0</b>	<b>32</b>	<b>0</b>
		8	AND	<b>33</b>	<b>98</b>	<b>0</b>	<b>0</b>	<b>96</b>	<b>0</b>
		2	OR	<b>33</b>	<b>34</b>	<b>0</b>	<b>0</b>	<b>32</b>	<b>0</b>
		4	OR	<b>33</b>	<b>34</b>	<b>0</b>	<b>0</b>	<b>32</b>	<b>0</b>
		8	OR	<b>33</b>	<b>98</b>	<b>0</b>	<b>0</b>	<b>96</b>	<b>0</b>
		2	XOR	<b>33</b>	<b>34</b>	<b>0</b>	<b>0</b>	<b>32</b>	<b>0</b>
		4	XOR	<b>33</b>	<b>34</b>	<b>0</b>	<b>0</b>	<b>32</b>	<b>0</b>
		8	XOR	<b>33</b>	<b>98</b>	<b>0</b>	<b>0</b>	<b>96</b>	<b>0</b>

	Boolean	2	AND	4	3	0	0	1	0
		4	AND	4	3	0	0	1	0
		8	AND	4	5	0	0	3	0
		2	OR	4	3	0	0	1	0
		4	OR	4	3	0	0	1	0
		8	OR	4	5	0	0	3	0
		2	XOR	4	3	0	0	1	0
		4	XOR	4	3	0	0	1	0
		8	XOR	4	5	0	0	3	0

### 3.5. Boolean

Name of VI/Element	Data Type	Outside SCTL		Inside SCTL	
		Flip Flops	LUTs	Flip Flops	LUTs
Boolean					
And	Boolean	4	3	0	1
	I8/U8	9	10	0	8
	I16/U16	17	18	0	16
	I32/U32	33	34	0	32
	I64/U64	65	66	0	64
Or	Boolean	4	3	0	1
	I8/U8	9	10	0	8
	I16/U16	17	18	0	16
	I32/U32	33	34	0	32
	I64/U64	65	66	0	64
Exclusive Or	Boolean	4	3	0	1
	I8/U8	9	10	0	8
	I16/U16	17	18	0	16
	I32/U32	33	34	0	32
	I64/U64	65	66	0	64
Not	Boolean	4	3	0	1
	I8/U8	9	10	0	8
	I16/U16	17	18	0	16
	I32/U32	33	34	0	32
	I64/U64	65	66	0	64
Compound Arithmetic	see the second table in section 3.4. Numeric				
Not And	Boolean	4	3	0	1
	I8/U8	9	10	0	8
	I16/U16	17	18	0	16
	I32/U32	33	34	0	32
	I64/U64	65	66	0	64

Not Or	Boolean	<b>4</b>	<b>3</b>	<b>0</b>	<b>1</b>
	I8/U8	<b>9</b>	<b>10</b>	<b>0</b>	<b>8</b>
	I16/U16	<b>17</b>	<b>18</b>	<b>0</b>	<b>16</b>
	I32/U32	<b>33</b>	<b>34</b>	<b>0</b>	<b>32</b>
	I64/U64	<b>65</b>	<b>66</b>	<b>0</b>	<b>64</b>
Not Exclusive Or	Boolean	<b>4</b>	<b>3</b>	<b>0</b>	<b>1</b>
	I8/U8	<b>9</b>	<b>10</b>	<b>0</b>	<b>8</b>
	I16/U16	<b>17</b>	<b>18</b>	<b>0</b>	<b>16</b>
	I32/U32	<b>33</b>	<b>34</b>	<b>0</b>	<b>32</b>
	I64/U64	<b>65</b>	<b>66</b>	<b>0</b>	<b>64</b>
Implies	Boolean	<b>4</b>	<b>3</b>	<b>0</b>	<b>1</b>
	I8/U8	<b>9</b>	<b>10</b>	<b>0</b>	<b>8</b>
	I16/U16	<b>17</b>	<b>18</b>	<b>0</b>	<b>16</b>
	I32/U32	<b>33</b>	<b>34</b>	<b>0</b>	<b>32</b>
	I64/U64	<b>65</b>	<b>66</b>	<b>0</b>	<b>64</b>
Number to Boolean Array	I8/U8	<b>0</b>	<b>0</b>	<b>0</b>	<b>0</b>
	I16/U16	<b>0</b>	<b>0</b>	<b>0</b>	<b>0</b>
	I32/U32	<b>0</b>	<b>0</b>	<b>0</b>	<b>0</b>
	I64/U64	<b>0</b>	<b>0</b>	<b>0</b>	<b>0</b>
Boolean Array to Number	I8/U8	<b>0</b>	<b>1</b>	<b>0</b>	<b>1</b>
	I16/U16	<b>0</b>	<b>1</b>	<b>0</b>	<b>1</b>
	I32/U32	<b>0</b>	<b>1</b>	<b>0</b>	<b>1</b>
	I64/U64	<b>0</b>	<b>1</b>	<b>0</b>	<b>1</b>
Boolean to (0,1)		<b>0</b>	<b>1</b>	<b>0</b>	<b>1</b>
True Constant		<b>0</b>	<b>0</b>	<b>0</b>	<b>0</b>
False Constant		<b>0</b>	<b>0</b>	<b>0</b>	<b>0</b>

Name of VI/Element	Array Size	Outside SCTL		Inside SCTL	
		Flip Flops	LUTs	Flip Flops	LUTs
And Array Elements	8	<b>4</b>	<b>5</b>	<b>0</b>	<b>3</b>
	16	<b>4</b>	<b>7</b>	<b>0</b>	<b>5</b>
	32	<b>2</b>	<b>10</b>	<b>0</b>	<b>8</b>
	64	<b>2</b>	<b>18</b>	<b>0</b>	<b>16</b>
Or Array Elements	8	<b>4</b>	<b>5</b>	<b>0</b>	<b>3</b>
	16	<b>4</b>	<b>7</b>	<b>0</b>	<b>5</b>
	32	<b>2</b>	<b>10</b>	<b>0</b>	<b>8</b>
	64	<b>2</b>	<b>18</b>	<b>0</b>	<b>16</b>

### 3.6. Comparison

Name of VI/Element	Data Type	Outside SCTL		Inside SCTL	
		Flip Flops	LUTs	Flip Flops	LUTs
Comparison					
Equal?	Boolean	4	4	0	2
	I8/U8	4	8	0	6
	I16/U16	2	11	0	9
	I32/U32	2	19	0	17
	I64/U64	2	35	0	33
	FXP< $\pm$ ,16,8>	2	11	0	9
	FXP< $\pm$ ,32,16>	2	19	0	17
	FXP< $\pm$ ,64,32>	2	35	0	33
Not Equal?	Boolean	4	4	0	2
	I8/U8	4	8	0	6
	I16/U16	2	12	0	10
	I32/U32	2	20	0	18
	I64/U64	2	36	0	34
	FXP< $\pm$ ,16,8>	2	12	0	10
	FXP< $\pm$ ,32,16>	2	20	0	18
	FXP< $\pm$ ,64,32>	2	36	0	34
Greater?	Boolean	4	4	0	2
	I8/U8	2	12	0	10
	I16/U16	2	20	0	18
	I32/U32	2	36	0	34
	I64/U64	2	68	0	66
	FXP< $\pm$ ,16,8>	2	20	0	18
	FXP< $\pm$ ,32,16>	2	36	0	34
	FXP< $\pm$ ,64,32>	2	68	0	66
Less?	Boolean	4	4	0	2
	I8/U8	2	12	0	10
	I16/U16	2	20	0	18
	I32/U32	2	36	0	34
	I64/U64	2	68	0	66
	FXP< $\pm$ ,16,8>	2	20	0	18
	FXP< $\pm$ ,32,16>	2	36	0	34
	FXP< $\pm$ ,64,32>	2	68	0	66
Greater or Equal?	Boolean	4	4	0	2
	I8/U8	2	13	0	11
	I16/U16	2	21	0	19
	I32/U32	2	37	0	35
	I64/U64	2	69	0	67
	FXP< $\pm$ ,16,8>	2	21	0	19
	FXP< $\pm$ ,32,16>	2	37	0	35
	FXP< $\pm$ ,64,32>	2	69	0	67

Less or Equal?	Boolean	4	4	0	2
	I8/U8	2	13	0	11
	I16/U16	2	21	0	19
	I32/U32	2	37	0	35
	I64/U64	2	69	0	67
	FXP< $\pm$ ,16,8>	2	21	0	19
	FXP< $\pm$ ,32,16>	2	37	0	35
	FXP< $\pm$ ,64,32>	2	69	0	67
Equal to 0?	I8/U8	4	6	0	4
	I16/U16	4	8	0	6
	I32/U32	2	11	0	9
	I64/U64	2	19	0	17
	FXP< $\pm$ ,16,8>	4	8	0	6
	FXP< $\pm$ ,32,16>	2	11	0	9
	FXP< $\pm$ ,64,32>	2	19	0	17
Not Equal to 0?	I8/U8	4	6	0	4
	I16/U16	4	8	0	6
	I32/U32	2	11	0	9
	I64/U64	2	20	0	18
	FXP< $\pm$ ,16,8>	4	8	0	6
	FXP< $\pm$ ,32,16>	2	11	0	9
	FXP< $\pm$ ,64,32>	2	20	0	18
Greater Than 0?	I8/U8	4	5	0	3
	I16/U16	2	20	0	18
	I32/U32	2	36	0	34
	I64/U64	2	68	0	66
	FXP< $\pm$ ,16,8>	2	20	0	18
	FXP< $\pm$ ,32,16>	2	36	0	34
	FXP< $\pm$ ,64,32>	2	68	0	66
Less Than 0?	I8/U8	0	1	0	1
	I16/U16	0	1	0	1
	I32/U32	0	1	0	1
	I64/U64	0	1	0	1
	FXP< $\pm$ ,16,8>	0	1	0	1
	FXP< $\pm$ ,32,16>	0	1	0	1
	FXP< $\pm$ ,64,32>	0	1	0	1
Greater or Equal to 0?	I8/U8	0	2	0	2
	I16/U16	0	2	0	2
	I32/U32	0	2	0	2
	I64/U64	0	2	0	2
	FXP< $\pm$ ,16,8>	0	2	0	2
	FXP< $\pm$ ,32,16>	0	2	0	2
	FXP< $\pm$ ,64,32>	0	2	0	2
Less or Equal to 0?	I8/U8	4	5	0	3
	I16/U16	2	21	0	19



	I32/U32	2	37	0	35
	I64/U64	2	69	0	67
	FXP<±,16,8>	2	21	0	19
	FXP<±,32,16>	0	2	0	2
	FXP<±,64,32>	0	2	0	2
Select?	Boolean	4	3	0	1
	I8/U8	9	10	0	8
	I16/U16	17	18	0	16
	I32/U32	33	34	0	32
	I64/U64	65	66	0	64
	FXP<±,16,8>	17	18	0	16
	FXP<±,32,16>	33	34	0	32
	FXP<±,64,32>	65	66	0	64
Max & Min?	I8/U8	17	28	0	26
	I16/U16	33	52	0	50
	I32/U32	65	100	0	98
	I64/U64	129	196	0	194
	FXP<±,16,8>	33	52	0	50
	FXP<±,32,16>	65	100	0	98
	FXP<±,64,32>	129	196	0	194
In Range and Coerce?	I8/U8	10	38	0	36
	I16/U16	18	70	0	68
	I32/U32	34	134	0	132
	I64/U64	66	262	0	260
	FXP<±,16,8>	18	70	0	68
	FXP<±,32,16>	34	134	0	132
	FXP<±,64,32>	66	262	0	260
Fixed-Point Overflow?	FXP<±,16,8>	0	0	0	0
	FXP<±,32,16>	0	0	0	0
	FXP<±,64,32>	0	0	0	0

### 3.7. Timing

Name of VI/Element	Size of Internal Counter (bits)	Outside SCTL		Inside SCTL	
		Flip Flops	LUTs	Flip Flops	LUTs
Timing					
Loop Timer	8	25	46	Not supported	
	16	41	72		
	32	73	126		
Wait	8	39	59		
	16	63	75		
	32	111	121		
Tick Count	8	24	19	14	16
	16	40	27	22	24
	32	72	43	38	40

### 3.8. Memory & FIFO

#### 3.8.1. Memory

Data Type	Number of elements	Arbitration		Resources		
		Read	Write	Flip Flops	LUTs	Block RAMs
Boolean	1024	if multiple requestors only	if multiple requestors only			<b>1</b>
Functions						
1 Read, 1 Write				<b>6</b>	<b>27</b>	
2 Reads, 2 Writes				<b>68</b>	<b>140</b>	

Data Type	Number of elements	Arbitration		Resources		
		Read	Write	Flip Flops	LUTs	Block RAMs
I8	1024	if multiple requestors only	if multiple requestors only			<b>1</b>
Functions						
1 Read, 1 Write				<b>6</b>	<b>27</b>	
2 Reads, 2 Writes				<b>89</b>	<b>154</b>	

Data Type	Number of elements	Arbitration		Resources		
		Read	Write	Flip Flops	LUTs	Block RAMs
I16	1024	if multiple requestors only	if multiple requestors only			<b>1</b>
Functions						
1 Read, 1 Write				<b>6</b>	<b>27</b>	
2 Reads, 2 Writes				<b>113</b>	<b>170</b>	

Data Type	Number of elements	Arbitration		Resources		
		Read	Write	Flip Flops	LUTs	Block RAMs
I16	1024	always	always			<b>1</b>
Functions						
1 Read, 1 Write				<b>79</b>	<b>117</b>	
2 Reads, 2 Writes				<b>113</b>	<b>170</b>	

Data Type	Number of elements	Arbitration		Resources		
				Flip Flops	LUTs	Block RAMs
I16	1024	never	never			<b>1</b>
Functions						
1 Read, 1 Write				<b>6</b>	<b>27</b>	
2 Reads, 2 Writes				<b>102</b>	<b>166</b>	

Data Type	Number of elements	Arbitration		Resources		
				Flip Flops	LUTs	Block RAMs
I32	1024	if multiple requestors only	if multiple requestors only			<b>2</b>
Functions						
1 Read, 1 Write				<b>6</b>	<b>27</b>	
2 Reads, 2 Writes				<b>161</b>	<b>202</b>	

Data Type	Number of elements	Arbitration		Resources		
				Flip Flops	LUTs	Block RAMs
I32	1024	always	always			<b>2</b>
Functions						
1 Read, 1 Write				<b>111</b>	<b>149</b>	
2 Reads, 2 Writes				<b>161</b>	<b>202</b>	

Data Type	Number of elements	Arbitration		Resources		
				Flip Flops	LUTs	Block RAMs
I32	1024	never	never			<b>2</b>
Functions						
1 Read, 1 Write				<b>6</b>	<b>27</b>	
2 Reads, 2 Writes				<b>151</b>	<b>214</b>	

Data Type	Number of elements	Arbitration		Resources		
				Flip Flops	LUTs	Block RAMs
I64	1024	if multiple requestors only	if multiple requestors only			<b>4</b>
Functions						
1 Read, 1 Write				<b>6</b>	<b>27</b>	
2 Reads, 2 Writes				<b>257</b>	<b>266</b>	

Data Type	Number of elements	Arbitration		Resources		
				Flip Flops	LUTs	Block RAMs
I64	1024	always	always			<b>4</b>
Functions						
1 Read, 1 Write				<b>175</b>	<b>213</b>	
2 Reads, 2 Writes				<b>257</b>	<b>266</b>	

Data Type	Number of elements	Arbitration		Resources		
				Flip Flops	LUTs	Block RAMs
I64	1024	never	never			<b>4</b>
Functions						
1 Read, 1 Write				<b>6</b>	<b>27</b>	
2 Reads, 2 Writes				<b>251</b>	<b>310</b>	

Data Type	Number of elements	Arbitration		Resources		
				Flip Flops	LUTs	Block RAMs
I64	4096	if multiple requestors only	if multiple requestors only			<b>15</b>
Functions						
1 Read, 1 Write				<b>7</b>	<b>118</b>	
2 Reads, 2 Writes				<b>262</b>	<b>357</b>	

Data Type	Number of elements	Arbitration		Resources		
				Flip Flops	LUTs	Block RAMs
I64	4096	always	always			<b>15</b>
Functions						
1 Read, 1 Write				<b>180</b>	<b>308</b>	
2 Reads, 2 Writes				<b>262</b>	<b>357</b>	

Data Type	Number of elements	Arbitration		Resources		
				Flip Flops	LUTs	Block RAMs
I64	4096	never	never			<b>15</b>
Functions						
1 Read, 1 Write				<b>7</b>	<b>118</b>	
2 Reads, 2 Writes				<b>247</b>	<b>409</b>	

### 3.8.2. FIFO

Data Type	Number of elements	Implementation	Arbitration		Resources		
			Read	Write	Flip Flops	LUTs	Block RAMs
I16	1028	Block memory	if multiple requestors only	if multiple requestors only			<b>1</b>
Functions							
1 Read, 1 Write					<b>300</b>	<b>304</b>	
1 Read, 1 Write, 1 Clear					<b>337</b>	<b>338</b>	
2 Reads, 2 Writes, 1 Clear					<b>481</b>	<b>490</b>	

Data Type	Number of elements	Implementation	Arbitration		Resources		
			Read	Write	Flip Flops	LUTs	Block RAMs
I16	1028	Block memory	always	always			<b>1</b>
Functions							
1 Read, 1 Write					<b>300</b>	<b>304</b>	
1 Read, 1 Write, 1 Clear					<b>337</b>	<b>338</b>	
2 Reads, 2 Writes, 1 Clear					<b>466</b>	<b>456</b>	

Data Type	Number of elements	Implementation	Arbitration		Resources		
			Read	Write	Flip Flops	LUTs	Block RAMs
I16	1028	Block memory	never	never			<b>1</b>
Functions							
1 Read, 1 Write					<b>300</b>	<b>304</b>	
1 Read, 1 Write, 1 Clear					<b>337</b>	<b>338</b>	
2 Reads, 2 Writes, 1 Clear					<b>466</b>	<b>456</b>	

Data Type	Number of elements	Implementation	Arbitration		Resources		
			Read	Write	Flip Flops	LUTs	Block RAMs
I32	1028	Block memory	if multiple requestors only	if multiple requestors only			<b>2</b>
Functions							
1 Read, 1 Write					<b>412</b>	<b>402</b>	
1 Read, 1 Write, 1 Clear					<b>449</b>	<b>439</b>	
2 Reads, 2 Writes, 1 Clear					<b>641</b>	<b>618</b>	

Data Type	Number of elements	Implementation	Arbitration		Resources		
			Read	Write	Flip Flops	LUTs	Block RAMs
I32	1028	Block memory	always	always			<b>2</b>
Functions							
1 Read, 1 Write					<b>559</b>	<b>564</b>	
1 Read, 1 Write, 1 Clear					<b>597</b>	<b>597</b>	
2 Reads, 2 Writes, 1 Clear					<b>641</b>	<b>618</b>	

Data Type	Number of elements	Implementation	Arbitration		Resources		
			Read	Write	Flip Flops	LUTs	Block RAMs
I32	1028	Block memory	never	never			<b>2</b>
Functions							
1 Read, 1 Write					<b>412</b>	<b>402</b>	
1 Read, 1 Write, 1 Clear					<b>449</b>	<b>439</b>	
2 Reads, 2 Writes, 1 Clear					<b>626</b>	<b>584</b>	

### 3.8.3. FIFO – DMA host-to-target

Data Type	Number of elements	Read arbitration	Resources		
			Flip Flops	LUTs	Block RAMs
I16	1023	if multiple requestors only			<b>1</b>
Functions					
Read			<b>413</b>	<b>614</b>	

Data Type	Number of elements	Read arbitration	Resources		
			Flip Flops	LUTs	Block RAMs
I16	1023	always			<b>1</b>
Functions					
Read			<b>456</b>	<b>663</b>	

Data Type	Number of elements	Read arbitration	Resources		
			Flip Flops	LUTs	Block RAMs
I16	1023	never			<b>1</b>
Functions					
Read			<b>413</b>	<b>614</b>	

Data Type	Number of elements	Read arbitration	Resources		
			Flip Flops	LUTs	Block RAMs
I32	1023	if multiple requestors only			<b>2</b>
Functions					
Read			<b>607</b>	<b>780</b>	

Data Type	Number of elements	Read arbitration	Resources		
			Flip Flops	LUTs	Block RAMs
I32	1023	always			<b>2</b>
Functions					
Read			<b>666</b>	<b>845</b>	

Data Type	Number of elements	Read arbitration	Resources		
			Flip Flops	LUTs	Block RAMs
I32	1023	never			<b>2</b>
Functions					
Read			<b>607</b>	<b>780</b>	

#### 3.8.4. FIFO – DMA target-to-host

Data Type	Number of elements	Write arbitration	Resources		
			Flip Flops	LUTs	Block RAMs
I16	1023	if multiple requestors only			<b>1</b>
Functions					
Write			<b>266</b>	<b>360</b>	

Data Type	Number of elements	Write arbitration	Resources		
			Flip Flops	LUTs	Block RAMs
I16	1023	always			<b>1</b>
Functions					
Write			<b>309</b>	<b>409</b>	

Data Type	Number of elements	Write arbitration	Resources		
			Flip Flops	LUTs	Block RAMs
I16	1023	never			<b>1</b>
Functions					
Write			<b>266</b>	<b>359</b>	

Data Type	Number of elements	Write arbitration	Resources		
			Flip Flops	LUTs	Block RAMs
I32	1023	if multiple requestors only			<b>2</b>
Functions					
Write			<b>362</b>	<b>391</b>	

Data Type	Number of elements	Write arbitration	Resources		
			Flip Flops	LUTs	Block RAMs
I32	1023	always			<b>2</b>
Functions					
Write			<b>421</b>	<b>457</b>	

Data Type	Number of elements	Write arbitration	Resources		
			Flip Flops	LUTs	Block RAMs
I32	1023	never			<b>2</b>
Functions					
Write			<b>362</b>	<b>392</b>	



### 3.9. FPGA Math & Analysis

Name of VI/element	Outside SCTL				Inside SCTL			
	Flip Flops	LUTs	Block RAMs	MULT 18x18s	Flip Flops	LUTs	Block RAMs	MULT 18x18s
<b>FPGA Math &amp; Analysis</b>								
Control	83	145	0	0	20	85	0	0
Discrete Nonlinear Systems								
Backlash								
Friction	72	89	0	1	0	1	0	0
Quantizer	2	36	0	0	0	0	0	0
Dead Zone	40	109	0	0	0	81	0	0
Rate Limiter	62	91	0	0	18	56	0	0
Relay	12	33	0	0	0	0	0	0
Saturate	66	3	0	0	0	1	0	0
Switch	19	37	0	0	0	34	0	0
Boolean Crossing	11	15	0	0	3	3	0	0
Zero Crossing	13	35	0	0	4	22	0	0
Memory Element	24	28	0	0	18	18	0	0
Trigger	27	49	0	0	18	37	0	0
Discrete Linear Systems	126	134	0	0	50	87	0	0
Normalized Integrator								
Unit Delay	24	28	0	0	18	18	0	0
Delay	67	38	0	0	Not supported			
Zero-Order Hold	26	31	0	0	0	0	0	0
Initial Condition	7	26	0	0	2	18	0	0
Control Filter	225	215	0	5	68	164	0	3
Utilities	17	36	0	1	0	34	0	1
Linear Interpolation								
Saturate	66	3	0	0	0	1	0	0
Zero Crossing	13	35	0	0	4	22	0	0
Boolean Crossing	11	15	0	0	3	3	0	0
Unit Delay	24	28	0	0	18	18	0	0
Discrete Delay	67	38	0	0	Not supported			
Generation	47	78	1	0	Not supported			
Sine Wave								
Square Wave	80	148	0	0	22	40	0	0
White Noise	52	99	0	3	35	96	0	3
Scaled Window	137	140	1	2	139	148	1	2
Analog Period Measurement	202	376	0	0	Not supported			

### 3.9.1. Look-up Table 1D

Look-Up Table Specifications				Resources			
Number of elements	Data type	Memory size	Interpolate data	Flip Flops	LUTs	Block RAMs	MULT 18x18s
1024	I16	2 KB	yes	<b>40</b>	<b>16</b>	<b>1</b>	<b>0</b>
1024	U16	2 KB	yes	<b>40</b>	<b>16</b>	<b>1</b>	<b>0</b>
1024	I8	1 KB	yes	<b>32</b>	<b>16</b>	<b>1</b>	<b>0</b>
1024	I32	4 KB	yes	<b>57</b>	<b>17</b>	<b>2</b>	<b>0</b>
2048	I16	4 KB	yes	<b>42</b>	<b>18</b>	<b>2</b>	<b>0</b>
4096	I16	8 KB	yes	<b>44</b>	<b>16</b>	<b>4</b>	<b>0</b>
2048	I8	2 KB	yes	<b>32</b>	<b>16</b>	<b>1</b>	<b>0</b>
4096	I8	4 KB	yes	<b>36</b>	<b>16</b>	<b>2</b>	<b>0</b>
2048	I32	8 KB	yes	<b>59</b>	<b>19</b>	<b>4</b>	<b>0</b>
4096	I32	16 KB	yes	<b>61</b>	<b>17</b>	<b>8</b>	<b>0</b>
16384	I32	64 KB	yes	<b>71</b>	<b>283</b>	<b>29</b>	<b>0</b>

### 3.9.2. Butterworth filter

Butterworth filter configuration options							Resources			
Channels	Input	Output	Type	Order	Cutoff frequency	Sample rate	Flip Flops	LUTs	Block RAMs	MULT 18x18s
1	I16	I16	Lowpass	1	1kHz	50kS/s	<b>119</b>	<b>295</b>	<b>0</b>	<b>3</b>
1	I16	I16	Lowpass	2	1kHz	50kS/s	<b>180</b>	<b>383</b>	<b>0</b>	<b>3</b>
1	I16	I16	Lowpass	4	1kHz	50kS/s	<b>310</b>	<b>747</b>	<b>0</b>	<b>3</b>
1	I32	I32	Lowpass	1	1kHz	50kS/s	<b>171</b>	<b>374</b>	<b>0</b>	<b>4</b>
1	I32	I32	Lowpass	2	1kHz	50kS/s	<b>234</b>	<b>510</b>	<b>0</b>	<b>4</b>
1	I32	I32	Lowpass	4	1kHz	50kS/s	<b>371</b>	<b>890</b>	<b>0</b>	<b>4</b>
2*	I16	I16	Lowpass	2	1kHz	50kS/s	<b>189</b>	<b>490</b>	<b>1</b>	<b>4</b>
4*	I16	I16	Lowpass	2	1kHz	50kS/s	<b>189</b>	<b>482</b>	<b>1</b>	<b>4</b>
8*	I16	I16	Lowpass	2	1kHz	50kS/s	<b>189</b>	<b>483</b>	<b>1</b>	<b>4</b>

\* Multichannel support for the Butterworth filter is restricted to 16-bit resolution and 2nd order.

### 3.9.3. Notch filter

Notch filter configuration options				Resources			
Number of channels	Input data type	Expected sample rate (kS/s)	Frequency (kHz)	Flip Flops	LUTs	Block RAMs	MULT 18x18s
1	I16	50	1	<b>178</b>	<b>440</b>	<b>0</b>	<b>4</b>
1	I32	50	1	<b>232</b>	<b>533</b>	<b>0</b>	<b>4</b>
2	I16	50	1	<b>171</b>	<b>467</b>	<b>1</b>	<b>4</b>
4	I16	50	1	<b>171</b>	<b>462</b>	<b>1</b>	<b>4</b>
8	I16	50	1	<b>171</b>	<b>462</b>	<b>1</b>	<b>4</b>
16	I16	50	1	<b>171</b>	<b>463</b>	<b>1</b>	<b>4</b>
32	I16	50	1	<b>171</b>	<b>464</b>	<b>1</b>	<b>4</b>
64	I16	50	1	<b>171</b>	<b>462</b>	<b>1</b>	<b>4</b>

### 3.9.4. DC & RMS Measurements

DC & RMS configuration options					Resources			
Function	Input data type	Hanning window?	Expected sample rate	Measurement time	Flip Flops	LUTs	Block RAMs	MULT 18x18s
DC	I16	no	50kS/s	20m	<b>112</b>	<b>189</b>	<b>0</b>	<b>2</b>
DC	I16	yes	50kS/s	20m	<b>177</b>	<b>305</b>	<b>2</b>	<b>4</b>
DC	I32	no	50kS/s	20m	<b>209</b>	<b>285</b>	<b>0</b>	<b>3</b>
DC	I32	yes	50kS/s	20m	<b>257</b>	<b>414</b>	<b>2</b>	<b>6</b>
RMS	I16	no	50kS/s	20m	<b>266</b>	<b>363</b>	<b>0</b>	<b>3</b>
RMS	I16	yes	50kS/s	20m	<b>332</b>	<b>480</b>	<b>2</b>	<b>5</b>
RMS	I32	no	50kS/s	20m	<b>501</b>	<b>757</b>	<b>0</b>	<b>8</b>
RMS	I32	yes	50kS/s	20m	<b>549</b>	<b>888</b>	<b>2</b>	<b>11</b>
Sum	I16	no	50kS/s	20m	<b>105</b>	<b>162</b>	<b>0</b>	<b>0</b>
Sum	I32	no	50kS/s	20m	<b>186</b>	<b>227</b>	<b>0</b>	<b>0</b>
Mean Square	I16	no	50kS/s	20m	<b>196</b>	<b>238</b>	<b>0</b>	<b>3</b>
Mean Square	I32	no	50kS/s	20m	<b>367</b>	<b>520</b>	<b>0</b>	<b>8</b>
Square Sum	I16	no	50kS/s	20m	<b>147</b>	<b>217</b>	<b>0</b>	<b>1</b>
Square Sum	I32	no	50kS/s	20m	<b>367</b>	<b>520</b>	<b>0</b>	<b>8</b>

### 3.9.5. Fast Fourier Transform

The Fast Fourier Transform function is configurable for a range of input and output parameters. The resource usage table below is not exhaustive.

Using the FFT VI inside of a SCTL enables an option to select the throughput. Throughput for all tests shown below is set not equal to one. Additionally, all tests (inside and outside SCTL) were performed using an output type of adapt to source.

FFT configuration options				Resources			
Real data in data type	Length	Direction	Execution	Flip Flops	LUTs	Block RAMs	MULT 18x18s
FXP< $\pm$ ,16,8>	1024	Forward	Inside SCTL	<b>679</b>	<b>2288</b>	<b>6</b>	<b>16</b>
FXP< $\pm$ ,16,8>	1024	Forward	Outside SCTL	<b>576</b>	<b>2637</b>	<b>10</b>	<b>16</b>
FXP< $\pm$ ,16,8>	1024	Inverse	Inside SCTL	<b>679</b>	<b>2288</b>	<b>6</b>	<b>16</b>
FXP< $\pm$ ,16,8>	1024	Inverse	Outside SCTL	<b>576</b>	<b>2637</b>	<b>10</b>	<b>16</b>
FXP< $\pm$ ,16,8>	2048	Forward	Inside SCTL	<b>688</b>	<b>2317</b>	<b>10</b>	<b>16</b>
FXP< $\pm$ ,16,8>	2048	Forward	Outside SCTL	<b>581</b>	<b>2697</b>	<b>18</b>	<b>16</b>
FXP< $\pm$ ,16,8>	2048	Inverse	Inside SCTL	<b>688</b>	<b>2317</b>	<b>10</b>	<b>16</b>
FXP< $\pm$ ,16,8>	2048	Inverse	Outside SCTL	<b>581</b>	<b>2697</b>	<b>18</b>	<b>16</b>
FXP< $\pm$ ,32,16>	1024	Forward	Inside SCTL	<b>679</b>	<b>2382</b>	<b>6</b>	<b>16</b>
FXP< $\pm$ ,32,16>	1024	Forward	Outside SCTL	<b>600</b>	<b>2723</b>	<b>10</b>	<b>16</b>
FXP< $\pm$ ,32,16>	1024	Inverse	Inside SCTL	<b>679</b>	<b>2382</b>	<b>6</b>	<b>16</b>
FXP< $\pm$ ,32,16>	1024	Inverse	Outside SCTL	<b>600</b>	<b>2723</b>	<b>10</b>	<b>16</b>
FXP< $\pm$ ,32,16>	2048	Forward	Inside SCTL	<b>688</b>	<b>2407</b>	<b>10</b>	<b>16</b>
FXP< $\pm$ ,32,16>	2048	Forward	Outside SCTL	<b>605</b>	<b>2780</b>	<b>18</b>	<b>16</b>
FXP< $\pm$ ,32,16>	2048	Inverse	Inside SCTL	<b>688</b>	<b>2407</b>	<b>10</b>	<b>16</b>
FXP< $\pm$ ,32,16>	2048	Inverse	Outside SCTL	<b>605</b>	<b>2780</b>	<b>18</b>	<b>16</b>

### 3.9.6. Rational Resampler

Rational resampler configuration options					Resources			
Input data type	Number of channels	Execution	L	M	Flip Flops	LUTs	Block RAMs	MULT 18x18s
I32	1	Inside SCTL	1	2	<b>337</b>	<b>562</b>	<b>2</b>	<b>4</b>
I32	1	Inside SCTL	2	1	<b>321</b>	<b>841</b>	<b>2</b>	<b>4</b>
I32	1	Outside SCTL	1	2	<b>205</b>	<b>382</b>	<b>2</b>	<b>4</b>
I32	4	Inside SCTL	1	2	<b>379</b>	<b>812</b>	<b>2</b>	<b>4</b>
I32	4	Inside SCTL	2	1	<b>330</b>	<b>867</b>	<b>2</b>	<b>4</b>

I32	4	Outside SCTL	1	2	<b>217</b>	<b>417</b>	<b>2</b>	<b>4</b>
I32	8	Inside SCTL	1	2	<b>384</b>	<b>852</b>	<b>2</b>	<b>4</b>
I32	8	Inside SCTL	2	1	<b>335</b>	<b>884</b>	<b>2</b>	<b>4</b>
I32	8	Outside SCTL	1	2	<b>222</b>	<b>458</b>	<b>2</b>	<b>4</b>
FXP< $\pm$ ,32,16>	1	Inside SCTL	1	2	<b>337</b>	<b>562</b>	<b>2</b>	<b>4</b>
FXP< $\pm$ ,32,16>	1	Outside SCTL	1	2	<b>205</b>	<b>382</b>	<b>2</b>	<b>4</b>
FXP< $\pm$ ,32,16>	4	Inside SCTL	1	2	<b>379</b>	<b>812</b>	<b>2</b>	<b>4</b>
FXP< $\pm$ ,32,16>	4	Outside SCTL	1	2	<b>217</b>	<b>417</b>	<b>2</b>	<b>4</b>
FXP< $\pm$ ,32,16>	8	Inside SCTL	1	2	<b>384</b>	<b>852</b>	<b>2</b>	<b>4</b>
FXP< $\pm$ ,32,16>	8	Outside SCTL	1	2	<b>222</b>	<b>458</b>	<b>2</b>	<b>4</b>

### 3.10. Synchronization

Name of VI/Element	Outside SCTL		Inside SCTL	
	Flip Flops	LUTs	Flip Flops	LUTs
<b>Synchronization</b>				
FIFO	see section 3.8 Memory & FIFO			
Occurrences	<b>0</b>	<b>1</b>	<b>0</b>	<b>1</b>
Generate Occurrence				
Wait on Occurrence	<b>1</b>	<b>3</b>	Not supported	
Wait on Occurrence with Timeout in Ticks	<b>102</b>	<b>103</b>	Not supported	
Set Occurrence	<b>2</b>	<b>5</b>	Not supported	
First Call?	<b>4</b>	<b>5</b>	<b>2</b>	<b>2</b>
Interrupt	<b>1</b>	<b>20</b>	Not supported	

### 3.11. Advanced

Advanced FPGA programming techniques could include either the HDL Interface Node or CLIP node. These methods also utilize FPGA resources on your target; however, the amount of resources will vary based on how the code is written.